Chapter 5 – A Closer Look at Instruction Set Architectures

CS 271 Computer Architecture Purdue University Fort Wayne

#### 5.1 Introduction

- □ This chapter builds upon the ideas in Chapter 4.
- We present a detailed look at different instruction formats, operand types, and memory access methods.
- □ We will see the interrelation between machine organization and instruction formats.
- □ This leads to a deeper understanding of computer architecture in general.

#### **Chapter 5 Objectives**

- Understand the factors involved in instruction set architecture design.
- Gain familiarity with memory addressing modes.
- Understand the concepts of instruction-level pipelining and its affect upon execution performance.

# Outline

- □ Instruction formats
- □ Instruction types
- Addressing
- Instruction pipelining
- Real-world examples of ISAs

# **5.2 Instruction Formats**

Instruction sets are differentiated by the following:

- Number of bits per instruction.
- Stack-based or register-based.
- Number of explicit operands per instruction.
- Operand location.
- Types of operations.
- Type and size of operands.

# **5.2 Instruction Formats**

In designing an instruction set, consideration is given to:

- Instruction length.
  - Whether short, long, or variable.
- Number of operands.
  - Number of addressable registers.
- Memory organization.
  - Whether byte- or word- addressable.
- Addressing modes.
  - Choose any or all: direct, indirect or indexed.


#### **5.2 Instruction Formats**

Instruction set architectures are measured according to:

- Main memory space occupied by a program.
- Instruction complexity.
- Instruction length (in bits).
- Total number of instructions in the instruction set.

#### **5.2 Instruction Formats**

- □ Byte ordering, or *endianness*, is another major architectural consideration.
- If we have a two-byte integer, the integer may be stored so that the least significant byte is followed by the most significant byte or vice versa.
  - In *little endian* machines, the least significant byte is followed by the most significant byte.
  - Big endian machines store the most significant byte first (at the lower address).



# **5.2 Instruction Formats**

#### Big endian:

- Is more natural.
- The sign of the number can be determined by looking at the byte at address offset 0.
- Strings and integers are stored in the same order.

Little endian:

- Makes it easier to place values on non-word boundaries.
- Conversion from a 16-bit integer address to a 32bit integer address does not require any arithmetic.

**5.2 Instruction Formats** A larger example: A computer uses 32-bit integers. The values 0xABCD1234, 0x00FE4321, and 0x10 would be stored sequentially in memory, starting at address 0x200 as below. Big Endian Little Endian Address 0x200 AB 34 CD 12 0x201 0x202 12 CD 0x203 34 AB 0x204 00 21 0x205 FE 43 0x206 43 FF 0x207 21 00 0x208 00 10 0x209 00 00 0x20A 00 00 00 0x20B

#### **5.2 Instruction Formats**

- □ The next consideration for architecture design concerns how the CPU will store data.
- □ We have three choices:
  - 1. A stack architecture
  - 2. An accumulator architecture
  - 3. A general purpose register architecture.
- In choosing one over the other, the tradeoffs are simplicity (and cost) of hardware design with execution speed and ease of use.

# **5.2 Instruction Formats**

- In a stack architecture, instructions and operands are implicitly taken from the stack.
   A stack cannot be accessed randomly.
- In an accumulator architecture, one operand of a binary operation is implicitly in the accumulator.
  - One operand is in memory, creating lots of bus traffic.
- □ In a general purpose register (GPR) architecture, registers can be used instead of memory.
  - Faster than accumulator architecture.
  - Efficient implementation for compilers.
  - Results in longer instructions.

# **5.2 Instruction Formats**

- Stack machines use one and zero-operand instructions.
- □ LOAD and STORE instructions require a single memory address operand.
- Other instructions use operands from the stack implicitly.
- **PUSH** and **POP** operations involve only the stack's top element.
- □ Binary instructions (e.g., ADD, MULT) use the top two items on the stack.

#### **5.2 Instruction Formats**

Most systems today are GPR systems.

- □ There are three types:
  - Memory-memory where two or three operands may be in memory.
  - Register-memory where at least one operand must be in a register.
  - Load-store where no operands may be in memory.
- The number of operands and the number of available registers has a direct affect on instruction length.

#### **5.2 Instruction Formats**

- Let's see how to evaluate an infix expression using different instruction formats.
- □ With a three-address ISA, (e.g.,mainframes), the infix expression,  $z = x \times y + w \times u$


might look like this:


MULT R1,X,Y MULT R2,W,U ADD Z,R1,R2

	ss ISA, (e.g.,Intel,	Motorola) the
infix expression		
	. <b>Y + W</b> × U	
might look like	e this:	
-	LOAD R1,X	
	MULT R1,Y	
	LOAD R2,W	Note: One-address
	MULT R2,U	•
	ADD R1,R2	· · · · · · · · · · · · · · · · · · ·
	STORE Z,R1	operand to be a
	ADD R1,R2	ISAs usually require one

5.2 Instruction Formats	
□ In a stack ISA, the postfix expression,	
$Z = X Y \times W U \times +$	
might look like this:	
PUSH X	
PUSH Y	
MULT	
PUSH W	
PUSH U	
MULT	
ADD	
POP Z	
	19

	ess ISA, like MARIE, the infix	
expression,		
$z = x \times$	: Y + W × U	
looks like this:		
	LOAD X	
	MULT Y	
	STORE TEMP	
	LOAD W	
	MULT U	
	ADD TEMP	
	STORE Z	






# Outline

- □ Instruction formats
- □ Instruction types
- □ Addressing
- □ Instruction pipelining
- Real-world examples of ISAs

5.2 Instruction Formats					
☐ If we allow the length of the opcode to vary, we could create a very rich instruction set:	0000		R2	R3	15 three-address codes
	1110 1111		R2 cape (	R3 J opcode	
		0000		R2 }	14 two-address codes
	1111 1101 R1 R2 ) 1111 1110 - escape opcode				
		1110		}	31 one-address codes
			****	- escape	opcode
	1111		1111	}	16 zero-address codes
	1111	1111	1111	1111 J	



# Outline

- □ Instruction formats
- □ Instruction types
- □ Addressing
- Instruction pipelining
- Real-world examples of ISAs

# 5.4 Addressing


- Immediate addressing is where the data is part of the instruction.
- Direct addressing is where the address of the data is given in the instruction.
- □ *Register addressing* is where the data is located in a register.
- □ *Indirect addressing* gives the address of the address of the data in the instruction.
- □ *Register indirect addressing* uses a register to store the address of the data.


#### 5.4 Addressing


- Addressing modes specify where an operand is located.
- They can specify a constant, a register, or a memory location.
- □ The actual location of an operand is its *effective address*.
- □ Certain addressing modes allow us to determine the address of an operand dynamically.

#### 5.4 Addressing

- □ Indexed addressing uses a register (implicitly or explicitly) as an offset, which is added to the address in the operand to determine the effective address of the data.
- □ *Based addressing* is similar except that a base register is used instead of an index register.
- □ The difference between these two is that an index register holds an offset relative to the address given in the instruction, a base register holds a base address where the address field represents a displacement from this base.







Outli	ne
-------	----

- Instruction formats
- □ Instruction types
- □ Addressing
- □ Instruction pipelining
- Real-world examples of ISAs



□ Some CPUs divide the fetch-decode-execute cycle into smaller steps.


These smaller steps can often be executed in parallel to increase throughput.

Such parallel execution is called *instruction* pipelining.

□ Instruction pipelining provides for *instruction level* parallelism (ILP)

The next slide shows an example of instruction pipelining.

# **5.5 Instruction Pipelining**




# 5.5 Instruction Pipelining


□ Suppose a fetch-decode-execute cycle were broken into the following smaller steps:

- 1. Fetch instruction.
- 2. Decode opcode.
- 5. Execute instruction. 3. Calculate effective 6. Store result. address of operands.

4. Fetch operands.

□ Suppose we have a six-stage pipeline. S1 fetches the instruction, S2 decodes it, S3 determines the address of the operands, S4 fetches them, S5 executes the instruction, and S6 stores the result.





# 5.5 Instruction Pipelining An instruction pipeline may stall, or be flushed for any of the following reasons: Resource conflicts. Data dependencies. Conditional branching. Measures can be taken at the software level as well as at the hardware level to reduce the effects of these hazards, but they cannot be totally eliminated.

# 5.5 Instruction Pipelining

- Our neat equations take a number of things for granted.
- □ First, we have to assume that the architecture supports fetching instructions and data in parallel.
- □ Second, we assume that the pipeline can be kept filled at all times. This is not always the case. Pipeline *hazards* arise that cause pipeline conflicts and stalls.

# Outline

- Instruction formats
- □ Instruction types
- □ Addressing
- □ Instruction pipelining
- □ Real-world examples of ISAs

# 5.6 Real-World Examples of ISAs

□ We return briefly to the Intel and MIPS architectures from the last chapter, using some of the ideas introduced in this chapter.

- □ Intel introduced pipelining to their processor line with its Pentium chip.
- □ The first Pentium had two five-stage pipelines. Each subsequent Pentium processor had a longer pipeline than its predecessor with the Pentium IV having a 24-stage pipeline.
- The Itanium (IA-64) has only a 10-stage pipeline.

#### 5.6 Real-World Examples of ISAs

MIPS was an acronym for Microprocessor Without Interlocked Pipeline Stages.

- □ The architecture is little endian and wordaddressable with three-address, fixed-length instructions.
- Like Intel, the pipeline size of the MIPS processors has grown: The R2000 and R3000 have five-stage pipelines.; the R4000 and R4400 have 8-stage pipelines.


#### 5.6 Real-World Examples of ISAs


Intel processors support a wide array of addressing modes.

- □ The original 8086 provided 17 ways to address memory, most of them variants on the methods presented in this chapter.
- Owing to their need for backward compatibility, the Pentium chips also support these 17 addressing modes.
- The Itanium, having a RISC core, supports only one: register indirect addressing with optional post increment.

# 5.6 Real-World Examples of ISAs

- □ The R10000 has three pipelines: A five-stage pipeline for integer instructions, a seven-stage pipeline for floating-point instructions, and a six-state pipeline for LOAD/STORE instructions.
- □ In all MIPS ISAs, only the LOAD and STORE instructions can access memory.
- The ISA uses only base addressing mode.
   The assembler accommodates programmers who need to use immediate, register, direct, indirect register, base, or indexed addressing modes.





#### 5.6 Real-World Examples of ISAs

- □ The Java programming language is an interpreted language that runs in a software machine called the *Java Virtual Machine* (JVM).
- A JVM is written in a native language for a wide array of processors, including MIPS and Intel.
- □ Like a real machine, the JVM has an ISA all of its own, called *bytecode*. This ISA was designed to be compatible with the architecture of any machine on which the JVM is running.

The next slide shows how the pieces fit together.

# 5.6 Real-World Examples of ISAs

- □ Java bytecode is a stack-based language.
- □ Most instructions are zero address instructions.
- □ The JVM has four registers that provide access to five regions of main memory.
- All references to memory are offsets from these registers. Java uses no pointers or absolute memory references.
- □ Java was designed for platform interoperability, not performance!

# 5.6 Real-World Examples of ISAs

□ You may not have heard of ARM but most likely use an ARM processor every day. It is the most widely used 32-bit instruction architecture:

- 95%+ of smartphones
- 80%+ of digital cameras
- 40%+ of all digital television sets
- □ Founded in 1990, by Apple and others, ARM (Advanced RISC Machine) is now a British firm, ARM Holdings.

ARM Holdings does not manufacture these processors; it sells licenses to manufacture.

#### 5.6 Real-World Examples of ISAs

□ ARM has 37 total registers but their visibility depends on the processor mode.

ARM allows multiple register transfers.


- It can simultaneously load or store any subset of the16 general-purpose registers from/to sequential memory addresses.
- Control flow instructions include unconditional and conditional branching and procedure calls
- Most ARM instructions execute in a single cycle, provided there are no pipeline hazards or memory accesses.

#### 5.6 Real-World Examples of ISAs

- ARM is a load/store architecture: all data processing must be performed on values in registers, not in memory.
- □ It uses fixed-length, three-operand instructions and simple addressing modes
- ARM processors have a minimum of a three-stage pipeline (consisting of fetch, decode, and execute);
  - Newer ARM processors have deeper pipelines (more stages). Some ARM8 implementations have 13-stage integer pipelines

#### **Chapter 5 Conclusion**

- ISAs are distinguished according to their bits per instruction, number of operands per instruction, operand location and types and sizes of operands.
- Endianness as another major architectural consideration.
- CPU can store store data based on
  - 1. A stack architecture
  - 2. An accumulator architecture
  - 3. A general purpose register architecture.



**End of Chapter 5** 

#### **Chapter 5 Conclusion**

- □ A *k*-stage pipeline can theoretically produce execution speedup of *k* as compared to a non-pipelined machine.
- Pipeline hazards such as resource conflicts and conditional branching prevents this speedup from being achieved in practice.
- The Intel, MIPS, JVM, and ARM architectures provide good examples of the concepts presented in this chapter.